

A

[illegible]

DOCKET NO. PF02072NA
Express Mail Label # **EM568424386US**

Box: Patent Application

Assistant Commissioner for Patents
Washington, D.C. 20231

Transmitted herewith for filing under 37 CFR §1.53(b) is a Nonprovisional:

New Application **XX**; Continuation _____, Division, _____ or Continuation in Part (CIP) _____
of prior US application S/N _____, filed on _____.

Title: METHOD AND APPARATUS FOR ASSIGNING BIT METRICS FOR SOFT DECISION DECODING

For: **James J. Kosmach and Frederic Fontaine**

Enclosed are the following documents:

XX Transmittal Letter to PTO;

XX PrintEFS Inventor Information Sheet;

XX 2 sheet(s) of drawings and **21** page(s) of specification and claims;

XX Oath or Declaration Combined with Power of Attorney (2 pages).

XX Unexecuted (original or copy).

Copy from a prior application (if this is a Continuation/Division).

_____ signed statement deleting named inventor(s) in prior application if
this is a Continuation/Division (see 37 CFR § 1.63(d) and §1.33(b)).

_____ Please abandon the prior application identified above as of the filing date granted to the present Continuation/Division application.

____ Enclosed is a certified copy of a _____ (non-US) application S/N _____, having a filing date of __, and foreign priority to this non-US application for _____

the present application is hereby claimed under 35 USC §119.

Assignment Transmittal and Assignment to MOTOROLA, INC.

An Information Disclosure Statement and PTO 1449 with references attached.

 Preliminary Amendment.

XX _____ Return postcard.

CLAIMS AS FILED

FOR	NUMBER FILED	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	25-20	5	X \$18.00	\$90.00
INDEPENDENT CLAIMS	3-3		X \$78.00	
MULTIPLE DEPENDENT CLAIM(S)			\$260.00	
ASSIGNMENT DOCUMENT			\$40.00	
BASIC FEE				\$690.00
TOTAL FILING FEE				\$780.00

Please charge my deposit account no. **50-0280** in the amount of **\$780.00**.

The Commissioner is hereby authorized to charge any fees under 37 CFR §1.16 and 1.17 which may be required during the entire pendency of this application, or credit any overpayment, to deposit account No. **50-0280**.

Date 6/08/00

Charles W. Belthards

Charles W. Bethards Reg. No. 36,453
MOTOROLA, INC.
Intellectual Property Department - MS E230
5401 North Beach Street
Fort Worth, Texas 76137
Tel: (817) 245-2571; Fax: (817) 245-2137

Express Mail Label No. EM568424386US

INVENTOR INFORMATION

Inventor One Given Name:: James J
Family Name:: Kosmach
Postal Address Line One:: 146 South Plum Grove Road
City:: Palatine
State or Province:: IL
Country:: USA
Postal or Zip Code:: 60067
City of Residence:: Palatine
State or Province of Residence:: IL
Country of Residence:: USA
Citizenship Country:: USA
Inventor Two Given Name:: Frederic
Family Name:: Fontaine
Postal Address Line One:: 155 E23rd
Postal Address Line Two:: Apt. 508
City:: New York
State or Province:: NY
Country:: USA
Postal or Zip Code:: 10010
City of Residence:: New York
State or Province of Residence:: NY
Country of Residence:: USA
Citizenship Country:: France

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 23447
Name Line Two:: Motorola, Inc.
Address Line One:: 5401 North Beach Street
Address Line Two:: Mailstop E230
City:: Fort Worth
State or Province:: Texas
Country:: USA
Postal or Zip Code:: 76137
Telephone One:: (817) 245-2571
Fax One:: (817) 245-2137
Electronic Mail One:: fkh014@email.mot.com

APPLICATION INFORMATION

Title Line One:: METHOD AND APPARATUS FOR ASSIGNING BIT M
Title Line Two:: ETRICS FOR SOFT DECISION DECODING
Total Drawing Sheets:: 2
Formal Drawings?: Yes
Application Type:: Utility
Docket Number:: PF02072NA
Secrecy Order in Parent Appl.?: No

005090-46505550

METHOD AND APPARATUS FOR ASSIGNING BIT METRICS FOR SOFT DECISION DECODING

Field of the Invention

This invention relates generally to data transmission, and, more particularly, to a method and apparatus for assigning bit metrics for algebraic soft
5 decision decoding.

Background of the Invention

One of the primary goals in the design of a paging system is the maximization of battery life. Because there are few real-time processing
10 constraints, synchronous time slots may be used for sending messages. A given pager looks for its address in a predetermined number of frames within a frame cycle, and stays idle the rest of the time. This time slot approach represents a trade off between delivery latency and energy conservation. One such paging protocol is the FLEX® protocol, proffered by Motorola, Inc.

15 The FLEX® protocol employs a pulse amplitude modulation/frequency modulation (PAM/FM) scheme for generating transmit symbols. Four possible bit patterns, {00, 01, 10, 11}, are pulse amplitude modulated to generate a waveform having a corresponding magnitude mapping of {00 → -3, 01 → -1, 11 → +1, 10 → +3}. The spectrum of the 4-level PAM signal is shaped by a 10th order
20 Bessel filter, and the resulting baseband signal is passed through a D/A converter before being FM modulated with the following deviation between symbols: {00 → -4800 Hz, 01 → -1600 Hz, 11 → +1600 Hz, 10 → +4800 Hz }.

Pagers implementing the FLEX protocol are assigned a particular phase depending on the time slots within the frame cycle in which they are to look for messages addressed to them. The most significant bits of the 4-ary symbols belong to phase A, while the least significant bits belong to phase B, and so on with phases C and D. Because of the small length of the messages to be delivered, the mobile messaging system uses short block error control codes that generate a set of parity bits from a fixed set of information bits. The FLEX protocol uses a (31,21) Bose-Chaudhuri-Hocquenghem (BCH) code (*i.e.*, 21 information bits and 10 parity bits), extended to a (32,21) code with the addition of an even parity bit. The resulting (32, 21) code can correct all double-error patterns and detect all triple-error patterns.

In the pager unit there is a trade off that must be considered between accuracy and processing load. Generally, the higher degree of accuracy desired, the higher the processing load on the receiver (processor) in the pager. Various decoding techniques are available for determining the received symbols. These techniques include soft decision decoders where probability values for the received bits are determined and refined, and hard decision techniques that make a 0/1 determination for the received bits.

Generally, in the decoding process of a digital system, the use of soft information, delivered by a demodulator, has been shown to achieve significant gain over a strictly hard decision technique. Knowledge of channel measurement information allows a soft decision decoder to estimate the reliability of the observation symbols and treat them accordingly. A hard decision decoder, on the

other hand, operates on the received values regardless of their degree of reliability by mapping them onto the code alphabet. The hard decision technique cannot distinguish small errors from large ones.

Implementation of an optimum soft decision technique is computationally intensive and generally not feasible in an operating environment such as a paging system. There are a number of sub-optimum techniques that may be used to provide some of the increased accuracy of soft decision making without all of the computational load. One such class of sub-optimum decoders uses algebraic hard decision decoders (HDD) in conjunction with soft decision decoding algorithms. The resulting soft decision decoders (SDDs) are more complex than the original HDDs, but the performance improvement is substantial. Two known algebraic SDD algorithms are the Chase algorithm and the Generalized Minimum Distance (GMD) algorithm.

The basic idea underlying the algebraic SDD techniques is the use of “soft” symbol reliability information to postulate the location of likely errors in the received words. Through the use of appropriate metrics, the decoder tracks the symbols with the lowest reliability, and focuses the decoding capability on those symbols. The performance of the soft decision algorithm thus depends on the ability of the application to successfully locate the least reliable bits in a received word.

Due to interleaving and demodulation methods used in the FLEX protocol, there may be a performance difference between phase A (message in most

significant bits) and phase B (message in least significant bits) pagers. This performance difference is similar for phases C and D.

The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.

006050"46506560

Brief Description of the Drawings

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawing, in which like reference numerals identify like elements, and in which:

5 **FIG. 1** is a simplified block diagram of a receiver in accordance with the present invention;

FIG. 2 is a simplified block diagram of a first embodiment of a detector in the receiver of **FIG. 1**;

10 **FIG. 3** is a simplified block diagram of a second embodiment of a detector in the receiver of **FIG. 1**; and

FIG. 4 is a simplified functional block diagram of a decoding algorithm implemented by the receiver of **FIG. 1**.

15 While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

Detailed Description of the Preferred Embodiment

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure. For example, the preferred embodiment for much of the functionally described herein would require various software programs. These programs are not described as they would be wherewithal of one of ordinary skill given the teachings herein and such descriptions would only serve to obscure the inventive principles hereof.

Referring now to the Figures, and, in particular, to **FIG. 1**, a block diagram of a receiver 10 in accordance with one embodiment of the present invention is provided. The receiver 10 is adapted to receive and decode messages transmitted using the PAM/FM technique described above. The receiver 10 includes a detector 20 adapted to detect the transmitted symbols and a decoder 30 adapted to perform error correction and decoding functions. Although the present invention is described within the context of the FLEX protocol, the invention is not so

limited, and the concepts may be applied to various communications or messaging protocols.

In a first embodiment of the present invention, the detector 20 is an envelope detector as shown in greater detail in FIG. 2. Envelope detection is typically optimum for orthogonal frequency shift keying (FSK) signals, and although the signaling used in accordance with the FLEX protocol is not exactly orthogonal FSK, the performance is similar due to the baseband pulse shaping of the PAM signal. The construct and operation of an envelope detector are well known to those of ordinary skill in the art. Hence, for clarity and to prevent unnecessarily obscuring the instant invention, only a high-level discussion is provided.

As shown in Figure 2, the detector 20 includes a demodulator 40 adapted to generate inphase (I) and quadrature (Q) signal components that are provided to a bank of filters 50. In the illustrated embodiment, the filters are matched to the FSK signal without Bessel filtering to provide an efficiency gain without significant performance degradation. The magnitudes of the inphase and quadrature filters 50 are squared and added to generate energy values, ε_{jk}^2 , for each of the possible symbols, $jk = 00, 01, 10, 11$. The output signal of the detector 20 is sampled at a rate of 3200 samples per second.

The decoder 30 receives the output energy measurement from the detector 20 and generates bit metrics for use in determining the least reliable bits. Generally, the larger the detected value ε_{jk}^2 , the more likely the supposition that

the associated symbol was transmitted. The decoder 30 converts the symbol soft-value to a bit metric for each phase. Let M be an upper bound on the value of ε_{jk} .

The bit metrics for phase A are as follows:

$$r1 = \min |M - \varepsilon_{1k}| \text{ for } k = 0, 1 \quad (1)$$

$$r0 = \min |M - \varepsilon_{0k}| \text{ for } k = 0, 1. \quad (2)$$

The bit metrics for phase B are as follows:

$$r1 = \min |M - \varepsilon_{j1}| \text{ for } j = 0, 1 \quad (3)$$

$$r0 = \min |M - \varepsilon_{j0}| \text{ for } j = 0, 1. \quad (4)$$

For a given received word, the decoder 30 generates the 2 binary sequences corresponding to the hard decision for each phase by selecting the symbols with the largest energy measurement ε_{jk} . The decoder 30 then computes the bit metrics for each bit based on the above formulas. The p bits of each word having the largest metric values represent the p least reliable bits.

In a second embodiment of the present invention, the detector 20 is a discriminator detector as shown in greater detail in **FIG. 3**. Discrimination detection may be implemented using commercially available analog FM demodulators. The construct and operation of a discriminator detector are well known to those of ordinary skill in the art. Hence, for clarity and to prevent unnecessarily obscuring the instant invention, only a high-level discussion is provided.

The detector 20 includes a demodulator 100, a filter 110, a numerical discriminator 120, and a post detection filter 130. In the illustrated embodiment, the filter 110 includes a first stage 2nd order Butterworth filter with a 3dB bandwidth of 11kHz and a second stage 6th order Butterworth filter with a 3 dB bandwidth of 16 kHz. The numerical discriminator 120 produces a baseband signal that is similar to the filtered PAM signal generated at the transmitter (not shown), however, the baseband signal is passed through the post detection filter 130 to remove additional noise. In the illustrated embodiment, the post detection filter is a 3rd order Bessel filter. The resulting baseband signal is then sampled at 3200 symbols per second to provide an output energy, $\hat{\chi}$.

The decoder 30 compares the output energy, $\hat{\chi}$, to each of the potential transmitted symbol energies $\{-3, -1, 1, 3\}$ to generate the soft values defined by:

$$\varepsilon_{jk} = |\hat{\chi} - \chi_{jk}|. \quad (5)$$

It is well known to those of ordinary skill in the art that, as the Signal to Noise Ratio (SNR) degrades, the output of the discriminator detector 20 exhibits “clicks.” One method for overcoming this non-linear phenomenon is to clip the bit metrics to a certain threshold. Clipping the bit metrics avoids complications that arise from the non-gaussian distribution of the received values around the possible symbols. The equation for the clipped soft values is:

$$\varepsilon_{jk} = \begin{cases} |\hat{\chi} - \chi_{jk}| & : |\hat{\chi} - \chi_{jk}| \leq 2 \\ 2 & : |\hat{\chi} - \chi_{jk}| \geq 2 \end{cases} \quad (6)$$

To efficiently combat fading, the decoder 30 may use receiver side-information to weight the clipped metric. As the signal fades, the symbol amplitude is reduced, increasing the likelihood of errors. An amplitude measure can thus guide the weighting of the soft values, assigning low reliability weights to the symbols experiencing deep fades. The output, $s(t)$ of the numerical discriminator 120 is based on the in-phase signal $x(t)$ and the quadrature signal $y(t)$ outputs of the demodulator 100 as follows:

$$s(t) = \frac{x(t)y'(t) - y(t)x'(t)}{|x(t)|^2 + |y(t)|^2}. \quad (7)$$

If we use the denominator of Equation 7 as receiver side information, then an estimate of the attenuation of the channel is obtained using the equation:

$$a(t) = |x(t)|^2 + |y(t)|^2. \quad (8)$$

The attenuation factor, $a(t)$, passes through a post discrimination filter 140 in the decoder 30 and is sampled once per symbol period to provide a channel attenuation estimate, a , for each received symbol.

The bit metrics for phase A are as follows:

$$r1 = a * \min(\varepsilon_{1k}) \text{ for } k = 0, 1 \quad (9)$$

$$r0 = a * \min(\varepsilon_{0k}) \text{ for } k = 0, 1. \quad (10)$$

The bit metrics for phase B are as follows:

$$r1 = a * \min(\varepsilon_{j1}) \text{ for } j = 0, 1 \quad (11)$$

$$r0 = a * \min(\varepsilon_{j0}) \text{ for } j = 0, 1. \quad (12)$$

The p bits of each word having the largest metric values represent the p least reliable bits.

After determining the p least reliable bits, the decoder 30, regardless of whether the envelope detection or discriminator detection was employed, employs an algebraic decoding algorithm to determine the construct of the received word. The number of least reliable bits selected depends on the degree of accuracy desired and the available processing resources. Obviously, as the number of least reliable bits selected increases, so do the processing requirements.

For illustrative purposes, the construct of a Chase algebraic decoding algorithm is described, however, the invention is not limited to such a technique. Other decoding techniques, such as a Generalized Minimum Distance (GMD) algorithm, may also be used.

Referring now to **FIG. 4**, a functional diagram illustrating a Chase soft decision decoding algorithm is provided. The p least reliable bits identified as described above are the bits for which the hard decision is the most likely to be incorrect. Therefore, instead of directly decoding the hard decision of the received word, the decoder 30 attempts to decode all binary words formed by allowing the p unreliable locations of the hard decision to take on all 2^p possible values. In other words, the Chase algorithm can be seen as the decoding of a hard decision word to which has been applied a set of error patterns corresponding to the locations of the most unreliable bits. As shown in **FIG. 4**, the decoding steps are as follows. A word 200 is received, and the p least reliable bits 210 are designated as described above. The 2^p error patterns 220 are determined and added (modulo

2) in an adder 225 to the hard decision of the received word 200 to generate modified words, which are decoded in a decoder 227 to generate candidate codewords 230, and the candidate codewords 230 receive a check bit 240. The candidate codeword 230 that is closest to the received word is selected as a most
 5 probable received codeword 250.

To determine which of the candidate codewords 230 is the most likely, the decoder 30 calculates a word metric consisting of the sum of the reliability of the bit metrics for each candidate codeword 230. Based on the individual bit metrics for each bit, including the parity check bit, the measure of the likelihood of a candidate codeword 230 is the sum of the metrics of the 32 bits. The candidate codeword 230 having the smallest word metric is selected as the most probable received codeword 250.

Selecting the least reliable bits based on the assigned phase of the pager , as described above, allows the decoder 30 to focus its resources on the least reliable bits that are of the most importance for the particular pager, rather than just the least reliable bits for the entire word. Combining the phase-particular bit metric determination with the gain provided by the algebraic decoding algorithm (*e.g.*, Chase) allows for a significant performance gain over a strictly hard decision detection algorithm without all of the complexity required to implement a full soft
 20 decision detection algorithm (*e.g.*, trellis).

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein.

Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention.

5 Accordingly, the protection sought herein is as set forth in the claims below.

What is claimed is:

Claims

1. A receiver, comprising:
 - a detector adapted to demodulate a received signal to generate a received word, the received word including a plurality of symbols, each symbol containing data associated with a first phase and data associated with a second phase, the detector being further adapted to generate a plurality of energy values relating each received symbol to one of a plurality of potential symbols; and
 - a decoder adapted to generate a first set of bit metrics based on the energy values in response to the receiver being assigned to the first phase and a second set of bit metrics based on the energy values in response to the receiver being assigned to the second phase, the decoder being further adapted to identify the least reliable bits in the received word based on one of the first and second sets of bit metrics.
2. The receiver of claim 1, wherein the decoder is further adapted to generate a plurality of candidate codewords based on the received word and the least reliable bits.
3. The receiver of claim 2, wherein the decoder is adapted to generate a word metric comprising the sum of the bit metrics in one of the first and second sets for each of the candidate codewords.
4. The receiver of claim 3, wherein the decoder is adapted to identify the candidate codeword having the greatest bit metric as a received codeword.

5. The receiver of claim 1, wherein the detector comprises an envelope detector including a plurality of filters, each filter being adapted to generate a soft symbol energy associated with one of the potential symbols.

6. The receiver of claim 5, wherein a first subset of the potential symbols correspond to a binary 1 for the first phase and a second subset of the symbols correspond to a binary zero for the first phase, and the decoder is adapted to select the soft symbol energy in each of the first and second subsets closest to an upper bound energy threshold to generate the first set of bit metrics.

7. The receiver of claim 6, wherein a third subset of the potential symbols correspond to a binary 1 for the second phase and a fourth subset of the symbols correspond to a binary zero for the second phase, and the decoder is adapted to select the soft symbol energy in each of the second and third subsets closest to an upper bound energy threshold to generate the second set of bit metrics.

8. The receiver of claim 1, wherein the detector comprises a discriminator detector adapted to generate an output energy, and the decoder is adapted to compare the output energy to a plurality of potential symbol energy thresholds to generate soft energies associated with the potential symbols values.

9. The receiver of claim 8, wherein the decoder is adapted to clip the soft energy values at a maximum value.

10. The receiver of claim 8, wherein the decoder is adapted to generate a channel attenuation estimate for each received symbol and generate one of the first and second sets of bit metrics based on the channel attenuation estimate.

11. The receiver of claim 8, wherein a first subset of the potential symbols correspond to a binary 1 for the first phase and a second subset of the symbols correspond to a binary zero for the first phase, and the decoder is adapted to select the soft symbol energy in each of the first and second subsets closest to the associated potential symbol energy threshold to generate the first set of bit metrics.

12. The receiver of claim 9, wherein a third subset of the potential symbols correspond to a binary 1 for the second phase and a fourth subset of the symbols correspond to a binary zero for the second phase, and the decoder is adapted to select the soft symbol energy in each of the second and third subsets closest to the associated potential symbol energy threshold to generate the second set of bit metrics.

13. A method for assigning bit metrics for algebraic decoding in a receiver, comprising:

demodulating a received signal to generate a received word, the received word including a plurality of symbols, each symbol containing data associated with a first phase and data associated with a second phase;

generating a plurality of energy values relating each received symbol to one of a plurality of potential symbols;

generating a first set of bit metrics based on the energy values in response to the receiver being assigned to the first phase and a second set of bit metrics based on the energy values in response to the receiver being assigned to the second phase; and

designating the least reliable bits in the received word based on one of the first and second sets of bit metrics.

14. The method of claim 13, further comprising generating a plurality of candidate codewords based on the received word and the least reliable bits.

15. The method of claim 14, further comprising generating a word metric comprising the sum of the bit metrics in one of the first and second sets for each of the candidate codewords.

16. The method of claim 15, further comprising designating the candidate codeword having the greatest bit metric as a received codeword.

17. The method of claim 13, further comprising generating a soft symbol energy associated with each of the potential symbols.

18. The method of claim 17, wherein a first subset of the potential symbols correspond to a binary 1 for the first phase and a second subset of the symbols
5 correspond to a binary zero for the first phase, and the method further comprises selecting the soft symbol energy in each of the first and second subsets closest to an upper bound energy threshold to generate the first set of bit metrics.

19. The method of claim 18, wherein a third subset of the potential symbols correspond to a binary 1 for the second phase and a fourth subset of the symbols
10 correspond to a binary zero for the second phase, and the method further comprises selecting the soft symbol energy in each of the second and third subsets closest to an upper bound energy threshold to generate the second set of bit metrics.

20. The method of claim 13, further comprising:

15 generating an output energy associated with each of the received symbols; and

comparing the output energy to a plurality of potential symbol energy thresholds to generate soft energies associated with the potential symbols values.

21. The method of claim 20, further comprising clipping the soft energy values
20 at a maximum value.

22. The method of claim 20, further comprising:

generating a channel attenuation estimate for each received symbol; and

generating one of the first and second sets of bit metrics based on the channel attenuation estimate.

23. The method of claim 20, wherein a first subset of the potential symbols correspond to a binary 1 for the first phase and a second subset of the symbols correspond to a binary zero for the first phase, and the method further comprises selecting the soft symbol energy in each of the first and second subsets closest to the associated potential symbol energy threshold to generate the first set of bit metrics.

24. The method of claim 21, wherein a third subset of the potential symbols correspond to a binary 1 for the second phase and a fourth subset of the symbols correspond to a binary zero for the second phase, and the method further comprises selecting the soft symbol energy in each of the second and third subsets closest to the associated potential symbol energy threshold to generate the second set of bit metrics.

25. A receiver, comprising:

means for demodulating a received signal to generate a received word, the received word including a plurality of symbols, each symbol containing data associated with a first phase and data associated with a second phase;

5 means for generating a plurality of energy values relating each received symbol to one of a plurality of potential symbols;

means for generating a first set of bit metrics based on the energy values in response to the receiver being assigned to the first phase and a second set of bit metrics based on the energy values in response to the receiver being assigned to the second phase; and

means for designating the least reliable bits in the received word based on one of the first and second sets of bit metrics.

METHOD AND APPARATUS FOR ASSIGNING BIT METRICS FOR ALGEBRAIC SOFT DECISION DECODING

Abstract of the Disclosure

5 A receiver includes a detector and a decoder. The detector is adapted to demodulate a received signal to generate a received word. The received word includes a plurality of symbols, and each symbol contains data associated with a first phase and data associated with a second phase. The detector is further adapted to generate a plurality of energy values relating each received symbol to one of a plurality of potential symbols. The decoder is adapted to generate a first set of bit metrics based on the energy values in response to the receiver being assigned to the first phase and a second set of bit metrics based on the energy values in response to the receiver being assigned to the second phase. The decoder is further adapted to identify the least reliable bits in the received word based on one of the first and second sets of bit metrics.

10
15





FIG. 1 10

20

FIG. 2





**COMBINED DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION**

Attorney Docket **PF02072NA**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **METHOD AND APPARATUS FOR ASSIGNING BIT METRICS FOR SOFT DECISION DECODING** the specification of which is attached hereto unless the following box is checked:

☐ was filed on _____ as Application No. _____
and was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s) _____ Priority Claimed

☐ Yes ☐ No

(Number) (County) (Day/Month/Year Filed)

☐ Yes ☐ No

(Number) (County) (Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below.

(Application Number) (Filing Date)

(Application Number) (Filing Date)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §12, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

006090-46906560

